ASIC Verilog System Verilog UVM Perl

java OIDC PING identity

Sap Mm Pp Data Verification

Analog Semiconductors Battery Management Systems Electromagnetic Interference (... Electronics Design Embedded Software

Python C++ Bitbucket JIRA JAMA

Communication KYC Verification Onboarding

SDLC CSV Jira Waterfall MS SQL

Linux Os Agile Python

Layout Design Circuit Design Skills Physical Verification

Systemverilog (sv) Uvm Vhdl

LabVIEW Hardware Testing Verification and Validation

SystemVerilog C/C++ Perl Python

Verification Simulation ABV Debugging UVM

Processor Architecture Arm Architecture Hardware Design Verification C Python

Testing And Verification Troubleshooting Diagnosing Level 2 on-site technical supp...