System Verilog C++ Uvm Axi Amba

FPGA design Xilinx/Altera RTL synthesis Verilog VHDL

VMware ESXi vCenter NSX troubleshooting Working knowledge on Horizon V...

Closure Debugging Design Ethernet Functional Verification

Analytical Skills VMware\Windows HA/DRS P2V VMware ESX/ESXI

Systemverilog (sv) Uvm Vhdl

C++ Java Matlab Python Sql

Automation Testing Sql Java Selenium

Python Pyspark Machine Learning

Snowflake Aws Python C++

Aws Node.js Typescript Restful Apis

C/C++ SV UVM Perl Ruby

SOC Verification Verilog UVM SV