Verilog System Verilog C C++ Python

System-verilog Python Synopsys Circuit Designer

System Verilog Pli/dpi Interface C/c++ Perl/shell Script

System Verilog C++ Uvm Axi Amba

C C++ System Verilog Xcelium UVM

ASIC Computer Simulations GLS HVL SoC

ASIC IP Verification UVM Development AHB/AXI PERL Python

Facebook is the End Client UVM... driver monitor scoreboard agent development System Veri...

System Verilog C/c++ Python

C/c++ System Verilog verification Scripting Language Shell Makefile

C-shell Scripting Verilog-hdl System Verilog Python C

C C++ Assembler Amba Python

C++ OOP System Verilog UVM OVM

VERIFICATION ENGINEER HDL HVL VERILOG SYSTEM VERILOG

ASIC Verilog System Verilog UVM Perl