System-verilog Python Synopsys Circuit Designer

JavaScript Azure Databricks Azure Datalake Azure Synapses Azure Web Apps

Spcie (hspice & Pspice) Spectre Calibre Synopsys’ Nanosim Cadence’s Ultrasim

Design For Test (dft) Scan Insertion Atpg Jtag Bist

Synopsys Design Compiler Spyglass Spyglass Cdc Cadence Genus Jaspergold

Synopsys Primetime Cadence Tempus Scripting (tcl Perl) Verilog

Linux Admin

SystemVerilog Verilog RTL Design Synopsys Cadence

troubleshooting scrum masters Agile

Oracle-based ETL Oracle middleware technologies installing upgrading

Oracle-based ETL Oracle database servers

Synopsys Design Compiler Verplex LEC ASIC design