Fpga Design Hdl Simulators Verilog Digital Circuit Design

Fpga System Verilog Uvm Git Scm Perl

VHDL Verilog Test bench design Design verification PCB layout

FPGA design Xilinx/Altera RTL synthesis Verilog VHDL

Xilinx VHDL Verilog QuartusReq... including:Timing constraints

VHDL Verilog Microcontrollers BASH Perl

Verilog VHDL MATLAB SIMULINK Linux

C/C++ shell script embedded Linux Linux Kernel U-Boot

5G Containerization Field-Programmable Gate Arrays... Kubernetes OpenShift

ASIC Computer Simulations GLS HVL SoC

Verilog Vhdl Systemverilog Python Perl

Design For Test (dft) Scan Insertion Atpg Jtag Bist

HardwareDesignDeveloper Verilog SystemVerilog VHDL Scripting

C-shell Scripting Verilog-hdl System Verilog Python C

Perl Tcl C Shell Pytho Systemverilog