Description

About the job

 

  • Candidate should be with strong RTL design experience.
  • Strong design Experience in Ethernet IPs or *Ethernet* protocol domain.
  • knowledge in Verilog/VHDL languages
  • scripting languages TCL/Perl/python any one.
  • Knowledge of AXI Protocols.

 

Key Skills
Education

Any Graduate

Back To Jobs