ASIC design Perl Python Verilog EDA

C/C++ Verilog Digital Designs Programming PCB designs

Rtl Design Rtl Verilog Lint Vhdl

Verilog Perl Python Vhdl

Analog Circuit Design Physical design STA Tcl Spectre

VHDL Verilog Test bench design Design verification PCB layout

C C++ System Verilog Xcelium UVM

Python PyTorch OpenCV SciPy C++

Verilog Hdl Perl Python Arm System Architectures Pcie

SystemVerilog Verilog RTL Design Synopsys Cadence

Verilog Systemverilog Perl Python Tcl Scripts

ASIC IP Verification UVM Development AHB/AXI PERL Python

ASIC Verilog System Verilog UVM Perl

Verilog Systemverilog Vhdl Soc Design Principles Cpu Architectures

System Verilog Uvm Ams