Cardiology Technician

Sap Modules Pp/pi Qm S/4 Hana Abap Debugging Verification

Debugging C++ Design Verification

Confluence Jira Git

Uvmsystem VerilogVerificationEngineer Fpga Designs

Data Analysis Data Validation Data Cleansing Data Verification Tableau

Uvm System Verilog C C++ Perl

System Design Verification Validation Test Management Test Cases System Testing

oftware development projects Designing Algorithms Validation Verification

Python C# Java Windows Linux

Verilog System Verilog C C++ Python

Pnr Jira Perl Python

Software Verification Python Scripts

Software Verification Testing Activities Python Scripts

written verbal communication Problem Solving Arm Logic Verification Debug Infrastructure