Description

Job Description:
As a Middle UVMSystem, VerilogVerificationEngineer, you will be responsible for assisting in the development and execution of test plans using Universal Verification Methodology (UVM) to validate the functionality, performance, and reliability of FPGA designs. You will work closely with senior engineers to gain hands-on experience in digital design verification.

Key Skills
Education

Any Graduate

Back To Jobs