Matlab Simulink FPGA Microprocessor Microcontroller

Asic Verification Frontend Verification Verification Universal Verification Methodo... Vhdl

Jquery Bootstrap Java 8 Cucumber Selenium

Spi I2c Amba Vhdl Fpga

Oracle Cloud Hcm Lead Hdl Loads Bip

Systemverilog (sv) Uvm Vhdl

GPIO UART SPI SW JTAG

Verilog Systemverilog Vhdl Soc Design Principles Cpu Architectures

Rtl Design Rtl Verilog Lint Vhdl

Jira Confluence Azure Devops Selenium Webdriver Java

Verilog Vhdl Rtl Coding Coresight Debug Access Ports (daps)

Rtl Design Rtl Lint Vhdl Microarchitecture

Bash Python Java Git Jenkins

Perl Python Vhdl Verilog System-verilog

.net Core Entity Framework Core Kafka Docker Kubernetes