Spi I2c Amba Vhdl Fpga

Oracle Cloud Hcm Lead Hdl Loads Bip

Systemverilog (sv) Uvm Vhdl

GPIO UART SPI SW JTAG

Verilog Systemverilog Vhdl Soc Design Principles Cpu Architectures

Jira Confluence Azure Devops Selenium Webdriver Java

Verilog Vhdl Rtl Coding Coresight Debug Access Ports (daps)

Bash Python Java Git Jenkins

Perl Python Vhdl Verilog System-verilog

.net Core Entity Framework Core Kafka Docker Kubernetes

Verilog Hdl Systemverilog verification methodologies

Sql Server Ssis Sql Html Javascript

Verilog Systemverilog Vhdl

Python R Java Tensorflow Pytorch

Power Bi