Python PyTorch OpenCV SciPy C++

ASIC IP Verification UVM Development AHB/AXI PERL Python

Verilog Hdl Perl Python Arm System Architectures Pcie

SystemVerilog Verilog RTL Design Synopsys Cadence

ASIC Verilog System Verilog UVM Perl

Verilog Systemverilog Vhdl Soc Design Principles Cpu Architectures

EDA Verilog-AMS Verilog VLSI Xcelium

Verilog Vhdl Rtl Coding Coresight Debug Access Ports (daps)

Perl Python Vhdl Verilog System-verilog

Unix Linux Verilog Rtl Tcl Perl

Verilog Hdl Systemverilog verification methodologies

Verilog Systemverilog Vhdl

C/c++ Json Eda Simulation Python System Verilog