Verilog Rtl Rtl Design

Autosar Embedded Software Embedded Testing Perl python

FPGA design Xilinx/Altera RTL synthesis Verilog VHDL

Xilinx Verilog FPGA AMD64 SystemVerilog

Circuit Design DO-254 RTL Design VHDL Verilog

Verilog/rtl Design Perl/tcl Scripting Vlsi

ASIC CAD tools Developing Verilog RTL Functional Behavioral Models

Verilog Hdl Perl Python Arm System Architectures Pcie

C++ OOP System Verilog UVM OVM

Verilog Vhdl Rtl Coding Coresight Debug Access Ports (daps)

ASIC design Perl Python Verilog EDA

Unix Linux Verilog Rtl Tcl Perl

SystemVerilog Verilog RTL Design Synopsys Cadence