Perl Python matlab Spectre Hspice

Python Perl TCL CANalyser CAPL

C++ Python Syntax Verilog Parsing

C/C++ Verilog Digital Designs Programming PCB designs

Circuit Design DO-254 RTL Design VHDL Verilog

Analog Circuit Design Physical design STA Tcl Spectre

Verilog Vhdl Systemverilog Python Perl

Verilog/rtl Design Perl/tcl Scripting Vlsi

Synopsys Primetime Cadence Tempus Scripting (tcl Perl) Verilog

GPIO UART SPI SW JTAG

Perl Tcl C Shell Pytho Systemverilog

DDR PCIe Verilog DFM

ASIC design Perl Python Verilog EDA

VHDL Verilog Test bench design Design verification PCB layout

C C++ System Verilog Xcelium UVM