VERIFICATION ENGINEER HDL HVL VERILOG SYSTEM VERILOG

Hardware Validation Verilog LabViEW Python C++

VHDL Verilog Cadence OrCad Xilinx Vivado Altera

Circuit Design DO-254 RTL Design VHDL Verilog

Verilog Vhdl Systemverilog Python Perl

Synopsys Primetime Cadence Tempus Scripting (tcl Perl) Verilog

GPIO UART SPI SW JTAG

Verilog Hdl Perl Python Arm System Architectures Pcie

Verilog Systemverilog Vhdl Soc Design Principles Cpu Architectures

Verilog Vhdl Rtl Coding Coresight Debug Access Ports (daps)

Perl Python Vhdl Verilog System-verilog

Verilog Hdl Systemverilog verification methodologies

Verilog Systemverilog Vhdl