SystemVerilog Verilog RTL Design Synopsys Cadence

DevSecOps SIEM WAF EDR Linux

Embedded C++ embedded C Linux ASPICE DOORS

Unity3D | C# | 2D and 3D Asset...

SQL Spark data management space AWS Platform Python

Soc Verification Uvm/ovm Systemverilog ASIC-SoC Design verification Debugging

Sccm Powershell Vbscript Wmi Scripting Terraform

Sre Aws Python Ansible Dynatrace

Python C/c++ Zebu/happs 4/veloce Virtual Lab Veloce Power

Javascript Css Html Js Webpack

Sap S/4hana Sap Fiori Sap Integration Suite Sap Plm Architect

C C++ Embedded Hardware Fpga Asic

Itsm Devops Javascript Servicenow Development Github

Project Planning Vendor Management Budget Oversight: Project Execution

APICS ISM Supply Chain Demand Planning Supply Planning