Python Sql Gcp Azure Aws

Vhdl Omnibus Ethernet Spi I2c

VHDL Verilog Microcontrollers BASH Perl

Hdl Hcm Extracts Hcm Rest Apis

Verilog Vhdl Systemverilog Python Perl

Oracle Hcm Etl Oracle Hcm Extract Data Loader( Hdl) Bip

Synopsys Primetime Cadence Tempus Scripting (tcl Perl) Verilog

JTAG IEEE 1500 wrapper MBIST LBIST ATPG

Verilog Hdl Perl Python Arm System Architectures Pcie

Matlab Simulink FPGA Microprocessor Microcontroller

Jquery Bootstrap Java 8 Cucumber Selenium

Spi I2c Amba Vhdl Fpga

Oracle Cloud Hcm Lead Hdl Loads Bip

Systemverilog (sv) Uvm Vhdl

GPIO UART SPI SW JTAG