Analog Circuit Design Physical design STA Tcl Spectre

Verilog Vhdl Systemverilog Python Perl

Verilog/rtl Design Perl/tcl Scripting Vlsi

Synopsys Primetime Cadence Tempus Scripting (tcl Perl) Verilog

GPIO UART SPI SW JTAG

Perl Tcl C Shell Pytho Systemverilog

DDR PCIe Verilog DFM

ASIC design Perl Python Verilog EDA

VHDL Verilog Test bench design Design verification PCB layout

C C++ System Verilog Xcelium UVM

Python PyTorch OpenCV SciPy C++

ASIC IP Verification UVM Development AHB/AXI PERL Python

Verilog Hdl Perl Python Arm System Architectures Pcie

SystemVerilog Verilog RTL Design Synopsys Cadence

ASIC Verilog System Verilog UVM Perl