VHDL Verilog Microcontrollers BASH Perl

Xilinx Verilog FPGA AMD64 SystemVerilog

Verilog SystemVerilog UVM

Verilog VHDL MATLAB SIMULINK Linux

C/C++ shell script embedded Linux Linux Kernel U-Boot

5G Containerization Field-Programmable Gate Arrays... Kubernetes OpenShift

ASIC Computer Simulations GLS HVL SoC

C++ DDR SDRAM Firmware Logic Design Python

Verilog Vhdl Systemverilog Python Perl

Facebook is the End Client UVM... driver monitor scoreboard agent development System Veri...

Formality CDC Design Strong analytical System Verilog

System Verilog C/c++ Python

C/c++ System Verilog verification Scripting Language Shell Makefile

Design For Test (dft) Scan Insertion Atpg Jtag Bist

Perl Python Tcl Verilog NDM