C++ SystemVerilog RTL Python SoCs

Jazz DNG RQM JRS RTC

Java C++ Gnss Gps Rtk

LTE Python Telecom Networks...

Safe Scaled Agile Scrum Iteration

Conflicts Management Resolutions Operation Of Projects successful project delivery

Verilog Hdl Perl Python Arm System Architectures Pcie

LoadRunner HTML Dynatrace Citrix RTE

ASIC design Perl Python Verilog EDA

FPGA RTL AMD Xilinx Altera Quartus

Waterfall Scrum Agile MATLAB SIMULINK

ReactJS Re-Tool UX Java Springboot AWS

Feasibility Studies Gap Analysis Hybrid Cloud Oracle Fusion Middleware RMA

Sap Tm Otc Ewm Rtr

SAP BRIM SAP CI OTC (BRIM) RTR (Finance) TR (Treasure)