Python Matlab Simulink Vhdl Uvm

5G Containerization Field-Programmable Gate Arrays... Kubernetes OpenShift

Circuit Circuit Design DO-254 Hardware Description Language Hardware Developm

Verilog Vhdl Systemverilog Python Perl

TCP/IP C C+ Linux RTOS

C/C++ GIT JIRA python Embedded Software Development

Windows Linux Rtos C C++

Tcl Perl Python C/c++ Systemverilog

Python CI/CD Windows Linux RTOS

FPGA tools VHDL Xilinx IPv4 UDP

C C++ Labview Visual Studio CPLD

C C++ Agile

Embedded C Embedded Systems Computer Engineering Communication Protocols I2C

Lin Udp Tcp/ip Fpga Clad

Uvmsystem VerilogVerificationEngineer Fpga Designs