FPGA Python VHDL GIT

Verilog system Verilog UVM VMM

Python Robot Framework automation framework FPGA SoC

FPGA design Xilinx/Altera RTL synthesis Verilog VHDL

Xilinx VHDL Verilog QuartusReq... including:Timing constraints

embedded software C C++ PWA/PWB Analog

Python C/C++ Windows Linux Jenkins

BASH Perl Python Windows Power Shell Linux

Xilinx Verilog FPGA AMD64 SystemVerilog

Verilog VHDL MATLAB SIMULINK Linux

Digital Signal Processing RTL Design Signal Processing Xilinx

Python Matlab Simulink Vhdl Uvm

5G Containerization Field-Programmable Gate Arrays... Kubernetes OpenShift

Circuit Circuit Design DO-254 Hardware Description Language Hardware Developm

Verilog Vhdl Systemverilog Python Perl