C++ Python Syntax Verilog Parsing

Rtl Design Rtl Verilog Lint Vhdl

Agile Methodologies Data Modeling Database Design DevOps Micro Focus Quality Center

STA tool CLP R drop analysis Tcl perl

Azure NSGs Cisco ASA Debian Ubuntu Microsoft PowerShell

Java design development

BGP OSPF DNS/DHCP STP VTP

ABAP BRF Enterprise Solution Design SAP ERP SSP

CATIA Capital NX Solidworks Teamcenter EDS component

DOORS system design

Analog Semiconductors Critical Thinking Device Physics English Industrial Experienc

Cad Modeling 3d Modeling

Pro-E Solid Works AutoCAD ANSYS BBP

Catia Kaizen

Analytical Skills Computer Science Design Electrical Design Mathematics