JTAG IEEE 1500 wrapper MBIST LBIST ATPG

C++ Android Framework Java Kotlin Android SDK

Hardware Validation Verilog LabViEW Python C++

Embedded #Android #HAL #Audio #Video

VHDL Verilog Cadence OrCad Xilinx Vivado Altera

Verilog VHDL MATLAB SIMULINK Linux

Rtl Design Rtl Lint Vhdl

5G Containerization Field-Programmable Gate Arrays... Kubernetes OpenShift

Python Sql Gcp Azure Aws

Vhdl Omnibus Ethernet Spi I2c

a passion for team leadership

VHDL Verilog Microcontrollers BASH Perl

Verilog Vhdl Systemverilog Python Perl

Synopsys Primetime Cadence Tempus Scripting (tcl Perl) Verilog

Java/Kotlin app development C++ Android Hal Android Systemui Aidl