Network security Cybersecurity C C++ Verilog

Verilog system Verilog UVM VMM

Autosar Embedded Software Embedded Testing Perl python

FPGA design Xilinx/Altera RTL synthesis Verilog VHDL

Xilinx VHDL Verilog QuartusReq... including:Timing constraints

VHDL Verilog Microcontrollers BASH Perl

Xilinx Verilog FPGA AMD64 SystemVerilog

Verilog SystemVerilog UVM

Verilog VHDL MATLAB SIMULINK Linux

C/C++ shell script embedded Linux Linux Kernel U-Boot

ASIC Computer Simulations GLS HVL SoC

Verilog Vhdl Systemverilog Python Perl

Facebook is the End Client UVM... driver monitor scoreboard agent development System Veri...

Formality CDC Design Strong analytical System Verilog

System Verilog C/c++ Python