Catia V5 Test Planning Automotive Engineering Rmdv Design Verification documentat...

C Python

C++ OOP System Verilog UVM OVM

Python Perl TCL debugging

Data Analytics Test Methodologies Verification and Validation (V... DOE OQ

VERIFICATION ENGINEER HDL HVL VERILOG SYSTEM VERILOG

C/C++ SV UVM Perl Ruby

HiL OEMs

MiL (Model-in-Loop) SiL (Software-in-Loop) and HiL.

embedded systems software-hardware integration risk management

EV Powertrain Verification & Validation HIL Testing Matlab Simulink

Perl Python Tcl C/C++ Secure boot

Agile COTS Iterative Waterfall SharePoint

SiL MiL

Lead Generation Cold Calling Research & Verification work work quotations Cost Estimates