Knowledge on nlp reinforcement learning dl

Fpga Design Hdl Simulators Verilog Digital Circuit Design

Oracle Ddl/dml Development Ci/cd Database Oracle

IronPython Spotfire SDK SQL DDL/DML PowerBI Azure DevOps

Hadoop Spark Scala Kafka Hive/HQL

Fpga System Verilog Uvm Git Scm Perl

FPGA Python VHDL GIT

android HAL

Microsoft Azure Sql Server Etl Tsql Dml

VHDL Verilog Test bench design Design verification PCB layout

Python ECUTest dSPACE UDS DoCAN

risk analysis HIL configuration Technical Project Management program management

FPGA design Xilinx/Altera RTL synthesis Verilog VHDL

Xilinx VHDL Verilog QuartusReq... including:Timing constraints

Python Manual Testing Functional Testing Test Cases GitHub