Python Matlab Simulink Vhdl Uvm

5G Containerization Field-Programmable Gate Arrays... Kubernetes OpenShift

Circuit Circuit Design DO-254 Hardware Description Language Hardware Developm

Verilog Vhdl Systemverilog Python Perl

TCP/IP C C+ Linux RTOS

C/C++ GIT JIRA python Embedded Software Development

Anaplan Modeling Fpa Supply Chain Model Builder

Windows Linux Rtos C C++

Hyperion Sap Oracle

Tcl Perl Python C/c++ Systemverilog

Python CI/CD Windows Linux RTOS

FPGA tools VHDL Xilinx IPv4 UDP

C C++ Labview Visual Studio CPLD

BEAD ArcGIS geographic information systems... Broadband Federal Broadband Granting Age...

C C++ Agile