Autosys DWH Extract Transform Load (ETL)

Java Kotlin Restful Apis Android UI design principles Git

SCADA IETMS ITCS ACSES Design Specifications

Flutter Dart Kotlin Restful Apis Git

Ui/ux Concepts Ux/ui Design Architectural Principles

Perl Tcl C Shell Pytho Systemverilog

Java Jenkov Pipelines OOP Principles Design Patterns Git

Java /j2ee Spring Angular Html Css Javascript

Git/Bitbucket JIRA/Atlassian CI/CD tools RxJava Android Jetpack

Verilog Hdl Perl Python Arm System Architectures Pcie

Kotlin Oo Concepts Solid Principles Design Patterns Mvvm

Verilog Systemverilog Vhdl Soc Design Principles Cpu Architectures

Java Kotlin Restful Apis Git Android UI design principles

Verilog Vhdl Rtl Coding Coresight Debug Access Ports (daps)

C/c++ Python Verification Techniques Rtl Design