C C++ System Verilog Xcelium UVM

Application-Specific Integrate... FPGA prototyping Field-Programmable Gate Arrays... Formal Verification RTL Design

ASC 606 Deferred Revenue SAP ERP SAP FICO SAP Products

SOC Analysts Azure

Python C/c++ Asic Design Flow Software Deployment

Formality CDC Design Strong analytical System Verilog

ASIC Verilog System Verilog UVM Perl

ASIC CAPA Cellular Communications RF Test Wireless Engineering

Analytical Network

SOC Azure Defender TrendMicro PAM EDR

C++ ClearCase SoC SystemVerilog Subversion

HMI C# Python C SoC

Deals Desk audit RFP Management Sales Operations risk manageme... SIG

Azure Sentinel Linux Microsoft 365 MIS Quality Control

HMI C# Python C OLED